



**N-Channel Enhancement Mode Field Effect Transistor****FEATURES**

- 40V, 296A,  $R_{DS(ON)} = 0.7\text{m}\Omega$  @ $V_{GS} = 10\text{V}$ .  
 $R_{DS(ON)} = 1.1\text{ m}\Omega$  @ $V_{GS} = 4.5\text{V}$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- Pb-free lead plating ; RoHS compliant.
- Halogen Free.
- Surface mount Package.



P-PAK 5X6

**ABSOLUTE MAXIMUM RATINGS**  $T_C = 25^\circ\text{C}$  unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	40	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D @ R_{\theta JC}$	296	A
Drain Current-Continuous	$I_D @ R_{\theta JA}$	72	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM} @ R_{\theta JC}$	1184	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM} @ R_{\theta JA}$	288	A
Maximum Power Dissipation	$P_D$	104	W
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$

**Thermal Characteristics**

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.2	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	20	$^\circ\text{C/W}$



CEZ07C4

**Electrical Characteristics**  $T_C = 25^\circ\text{C}$  unless otherwise noted







Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	40			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 40\text{V}, V_{\text{GS}} = 0\text{V}$		1		$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	1		3	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 20\text{A}$		0.5	0.7	$\text{m}\Omega$
		$V_{\text{GS}} = 4.5\text{V}, I_D = 20\text{A}$		0.8	1.1	$\text{m}\Omega$
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 20\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		8980		pF
Output Capacitance	$C_{\text{oss}}$			2705		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			85		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 20\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 4.5\Omega$		41		ns
Turn-On Rise Time	$t_r$			34		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			133		ns
Turn-Off Fall Time	$t_f$			82		ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 20\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 4.5\text{V}$		72		nC
Gate-Source Charge	$Q_{\text{gs}}$			17		nC
Gate-Drain Charge	$Q_{\text{gd}}$			48		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_s$				86	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_s = 1\text{A}$			1.2	V


## Notes :

a.Repetitive Rating : Pulse width limited by maximum junction temperature.


b.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

c.Guaranteed by design, not subject to production testing.


**Figure 1. Output Characteristics****Figure 2. Transfer Characteristics****Figure 3. Capacitance****Figure 4. On-Resistance Variation with Temperature****Figure 5. Gate Threshold Variation with Temperature****Figure 6. Body Diode Forward Voltage Variation with Source Current**




**Figure 7. Gate Charge**




**Figure 8. Maximum Safe Operating Area**



**Figure 9. Breakdown Voltage Variation VS Temperature**



**Figure 10. Switching Test Circuit**



**Figure 11. Switching Waveforms**





Figure 12. Normalized Thermal Transient Impedance Curve

**CEZ07C4****P-PAK5X6 產品外觀尺寸圖 (Product Outline Dimension)****SINGLE PAD 尺寸圖**Land Pattern  
(Only for Reference)

SYMBOLS	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	0.800	1.200	0.031	0.047
b	0.200	0.510	0.008	0.020
c	0.150	0.350	0.006	0.014
D	4.800	5.400	0.189	0.213
D1	3.610	4.400	0.142	0.173
D2	3.300	4.300	0.130	0.169
D3	0.396	0.600	0.016	0.024
E	5.400	6.100	0.213	0.240
e	1.270 TYP		0.050 TYP	
H	5.850	6.300	0.230	0.248
L1	0.080	0.330	0.003	0.013
L2	0.400	0.800	0.016	0.031
L3	0.460	0.740	0.018	0.029